






* ind





MUL R₁, R₂, R₃
 ↑ ↑
 5 3
 IF₂ R₃, R_N, loop



```

while(true) {
  fields (M(10))
  decode
  exece
  int
}

```




interruzioni

IMPRECISE

↳ INT ⇒ call (salto)

PRECISE



ARCHITETTURA SUPERSCALARE (m-vie)

t : lavoriamo su m istruzioni diverse

m=2

IM fare il fetch di 2 istr

IU decodificare 2 istr

DM sono in grado di eseguire 2 op^{LD}/st

EU_m sono in grado di eseguire 2 operat AL certe
schekolare 2 operat. Al limite della unita slave

		PIPELINE								
		0	1	2	3	4	5	6	7	8
LD	R _b , R _i , R ₁		L	L ₂	A	I				
LD	R _{b'} , R _i , R ₂			L	L ₂	A	I			
ADD	R ₁ , R ₂ , R ₃				L	L ₂				
INC	R _i					L	L ₂	A	I	


LD ₁	LD ₂
ADD	INC

	0	1	2	3	4	5		
IM	LD LD	A I						
IU		LD LD	A I					
DM			LD LD					
EU _m				LD LD	A I			

2t
t

LD	R _b , R _i , R ₁
LD	R _{b'} , R _i , R ₂
ADD	R ₁ , R ₂ , R ₃
SVB	R ₁ , R ₃ , R ₄

LD	A S			
	LD LD	A S		
		LD LD		
			LD LD	A S



R(R₃)
W(R₃)

- 1) non deve avere dip IU-EU fra le due istruzioni "dello slot"
- 2) non deve avere due istruzioni di solo
- 3) non deve avere dip EU-EU

LD R_b, R_i, R₁
 LD R_b, R_i, R₂
 ADD R₁, R₂, R₃
 SUB R₁, R₃, R₄



T_{id}
2t

t	LD ₁	LD ₂
t	ADD	NOP
t	SUB	NOP



T_c = 3t

pipeline depth

6 istr




4 istr + 2 NOP

$$\epsilon = \frac{2}{3}$$

IM


fetch di 2 istr alla volta
 mem modulare interall



IU

decodificare 2 istr alla volta

DM




EV

<+> R₁ R₂ R₃
 <-> R₄ R₅ R₆

IU 4 vie


(bleedhi erobitit IU a 2 vie




"a banda larga"



Can IU
parzialmente replicate

can IU
completamente
replicate








.c




d-risc



PIPELINE




SUPERSCALARE
(2 vie)



stream di
coppie di
istruzioni
d-RISC

VLIW

Very Long Instruction Word



PROC D-RISC
Seq
(interprete fw)

1 iterazione del ciclo
while (true) { F, D, E, INT }
allo volta


$$T_c \approx (T_{ch_0} + T_{ch_1} + T_{exec_i})$$

PROC D-RISC
pipeline supercabale

come nel pipeline i fasi diverse di (coppie) istruzioni diverse
eseguiti contemporaneamente

$$T_c = k t$$

↑
M istr
M-vip




PROC D-RISC
Pipeline
(EU | EU_m + EU_{slave})

$$T_c = k t$$

↑
1 istr

fasi diverse del ciclo F-D-E-INT
relative o istruzioni diverse
convergono contemporaneamente




M=2
ISTR

PIPELINE
D-RISC

problema dei salti
problema delle dip logiche IU-EU
problema delle dip logiche EU-EU

PIPELINE
D-RISC
super-scalare


problema delle dip si accetta



MULTITHREADING

THREAD flusso di controllo (seq di istruzioni) di un certo processo

THREAD diversi processi eseguire contemporaneamente



A[N] B[N] media delle diff $|a[i] - b[i]|$

```
sum = 0;
for (i = 0; i < N; i++)
    sum += abs(a[i] - b[i]);
media = sum / N;
```

```
sum0 = 0;
for (i = 0; i < N/2; i++)
    sum0 += ...

sum1 = 0;
for (i = N/2; i < N; i++)
    sum1 += ...

sum = sum0 + sum1;
media = sum / N;
```

```
CLEAR R1
CLEAR Rsum
loop: LOAD RbaseA, R1, R1
      LOAD RbaseB, R1, R2
      SUB R1, R2, R3
      IFgt R3, cont
      SUB R0, R3, R3
cont: ADD Rsum, R3, Rsum
      INC R1
      IFlt R1, R1, loop
next:
```

multithread interleaved


```
LOAD1
LOAD1
LOAD2
LOAD2
SUB
SUB
IFgt
IFgt
```

multithread blocking


```
LOAD1
LOAD2
SUB
IFgt
LOAD1
LOAD2
SUB
IFgt
IFgt
SUB
ADD
```

dip → blocco / bolla

dip → blocco



RTS multithreading



interleaved

$$\forall t \quad THID \leftarrow (THID + 1) \% 2$$

blocking

\forall volta che IU tenta di leggere un reg col cont $\neq \phi$
 $THID \leftarrow (THID + 1) \% 2$

2 thread

multithreading a 2 vie




generalizzato a n vie
 $(n = 2^k)$


Loop: LOAD, RbaseA, Ri, R1 1
 LOAD RbaseB, Ri, R2 2
 SUB R1, R2, R3 3
 IF₃₀ R3, cont 4
 SUB R0, R3, R3 5
 cont: ADD Rsum, R3, Rsum 6
 INC Ri 7
 IF_L Ri, RN, loop 8

th1 th2


interleaving of 2 vics



backing



D-RISC PIPELINE SUPERSCALARS of 2 vics



x multithreading of 2 vics

Hyperthreading