

logica booleana sistema binario
 reti logiche
 microarchitettura + assembler (ARM v7 v8)
 memoria
 I/O

(VHDL)
 Verilog

iverilog
 gtkwave


(quartus)

FPGA

ALTERA → INTEL
 XILINX

ASM ARM

.asm



VISUAL
 GNU

-exe

①

- cross compiler
- gcc -o
- g++

②

g++

'80

6502

Z80

8088

Apple II


16 bit

8 bit


ACCUMULATOR

1MHz

2x80




Moore



dark silicon

GPU



multicore

Xeon

16-24 core
(2 thread x core)

2-3 GHz



10x



Phi

KNC

KNL

60-64

(4 thread x core)



1 GHz

~ Atom

- 1) parte logiche
- 2) reti comb + seq
- 3) asm → M architettura

- ↳ 1 istruzione alla volta
- ↳ pipeline
- ↳ superscalare
- ↳ multi-core


GPU (SIMD)



...



Core GPU



...



top500.org

E

P FLOPS

MIPS

