


store₀. "write" → OP, REG[IR.RA] + REG[IR.RB] → IND,
 REG[IR.RC] → DATAOUT, set RDM, store₁

store₁. (ACK_m, or(ESIT0), INT = 0 --) mop, store₁
 (= 1 0 0) IC + 1 → IC, chop.
 (= 1 0 1) IC + 1 → IC, "att'interruzioni"
 (= 1 1 -) ... "tratteccazioni"

STORE Rbase, Rind, Rdata


$$REG[base] \rightarrow M[REG[base] + R(indice)]$$

3 cellule ⇒ MREG deve avere 3 k × 6 cellule



add₀. (INT = 0) REG[IR.RA] + REG[IR.RB] ⇒ REG[IR.RC], chop

MREG abbia 2k × 6 cellule
 1s × 6 cellule



store₀. REG[IR.RC] → DATAOUT, store₁

store₁. REG[IR.RA] + REG[IR.RB] → IND, "write" → OP, set RDM, store₂

store₂. (ACK_m, or(ESIT0), INT = 0 --) mop, store₂
 (= 1 0 0) k+1 → IC, chop
 reset ACK_m

CPU M
 Σ Σ_n



for (i=0; i<N; i++)
 x[i]=0;

N = 1024


IC


loop: STORE Rbase, Ri, Rb // x[i]=0;
 INC Ri
 IF_Z Ri, RN, loop
 cont: ↑
 -2

interprete fw



$$\# \text{istruzioni ASM } (T_{cho} + T_{ch1}) + (\# \text{istr ALog} * \Sigma) + (\# \text{istr salto cond} * 2\Sigma) + (\dots * k\Sigma)$$





$$T_{cbo} + T_{chs} = 2\tau + t_a$$


$$\rightarrow T_{exec\ op\ AL} = \tau$$

$$\rightarrow T_{exec\ salto\ cond} = 2\tau$$

$$T_{exec\ load} = 2\tau + t_a$$

$$T_{exec\ store} = 3\tau + t_a$$

$$T_{exec\ salti} = \tau$$



chs () ... DATAIN.COP → PC

$\left. \begin{matrix} R \neq ch_1 \\ R = ch_1 \end{matrix} \right\} K$
 $\left. \begin{matrix} O_{PC} \rightarrow R \\ DATAIN.COP \rightarrow R \end{matrix} \right\}$

$\downarrow 9$ 3
 $r_0 r_1 \dots r_n$ $v_0 \dots v_m$
 $9bit$ $5-bit$
 $\Rightarrow 2$ livelli AND

	W_{PC}
	O_{PC}

$$\left\lceil \log_8 2^{11} \right\rceil$$

$$\frac{\log_2 2^{11}}{\log_2 2^3} = \frac{11}{3}$$

$$2^{11} \text{ Max } 1^6$$

~~codifiche~~
 4 livelli OR

VALUTAZIONE delle PRESTAZIONI

mercoledì 9 novembre 2016 15:39

$$T = \sum_i (p_i \cdot k_i)$$

P_{ADD}
 P_{SUB}
 P_{MUL}
 \vdots

$$1(P_{ADD} + P_{SUB} + \dots)$$

Ponderazione

IF

salto cond
 then
 else
 cont:

ARITH	40%	CONT
LOG	10%	UNARY
	30%	LOAD/STORE
	20%	BRANCH


$P_{STORES} \cdot 3$
 $P_{LOAD} \cdot 2$
 $P_{SCL: cond} \cdot 2$
 $P_{SCL} \cdot 1$

IF then else

salto -
 then -
 salto -
 cont else
 cont

```

T f(T) {
  for( ) {
    if( ) { } else { }
  }
}
  
```



$$T = \frac{8}{5} N$$

$$10 \times \frac{8}{5} N = 16N$$

10 istruzioni

Mix

BENCHMARK

SUITE BENCHMARK

stessa macchina ASM

A₁

A₂

D-Risc
 stessa classe di part
 x full e due

A₁
 D-Risc₁

A₂
 D-Risc₂

{PAM}

CPI

clock per instruction