


form / riplacazione funzionale



- ADD₁ R₁ R₂ R₃
- SUB₂ R₄ R₅ R₆
- ADD₃ R₃ R₆ R₇
- INC₄ R₁
- IF₅ R₁, R_N, -



m slot

"VLIN" very long instructions words


ADD ₁	SUB ₂
ADD ₃	INC ₄
IF ₅	NOP

	0	1	2	
IM	ADD SUB	ADD INC	IF ₂ NOP	IF₂ NOP
		ADD SUB	ADD INC	IF₂ NOP
			ADD SUB	ADD INC
	t	t	t	t


- ADD R₁ R₂ R₃
- SUB R₃ R₄ R₅
- ADD R₅ R₆ R₇





- IC ADD R₁ R₂ R₃
- IC+1 SUB R₄ R₅ R₆
- IC+2 ADD R₃ R₆ R₇



IU ADD SUB IR




Accessi in letture





for(x[i] = a[i] + b[i])

<LD, IND, LD, IND>



D-RISC




- 1) Non devo avere dip IU-EU fra le due istruzioni
- 2) Non devo avere dip EU-EU " " " "
- 3) Non devo avere 2 istruzioni di salto

se valgono queste condizioni

⇒ posso raggruppare le istr D-RISC a due a due negli slot



se non valgono : introduco NOP




" $\epsilon = 1$

non ho NOP nel codice "

dip $k=1$




dip $k=2$



```


for (i=0; i<N; i++) {
    a[i] = b[i] * c;
    sum = sum + a[i];
}
    
```



```

loop:
LOAD R0, R1, R0
ADD R0, R1, R0
STORE R0, R1, R0
ADD R1, Rsum, Rsum
INC R1
IFZ R1, R0, loop
    
```

LOAD	ADD
STORE	ADD
INC	NOP
IFZ	NOP







$$T = \frac{8t}{6}$$

$$\frac{8t}{4}$$



Superscalare a $m - v_{ie}$
 $(2 - v_{ie})$





1 flusso (flussi) di istruzioni dello stesso processo

→ eseguire di più flussi di istruzioni (diversi) dello stesso processo

Thread 1 Thread 2 $\forall i \quad x[i] = y[i] + 1 \quad i \in [0, N-1]$

$[0, N/2]$ $[N/2+1, N-1]$


```
loop: LOAD Ry, Ri, R1
      INC R1
      STORE Rx, Ri, R1
      INC Ri
      IFZ Ri, Rround, loop
```

} stesso codice

Condizionare MV del processo
Ma hanno un proprio

3 Modelli di esecuzione

- PROC BLOCKING
- PIPELINE INTERLEAVING
- PROC SUPERSCALARE SIMMETRICA (HYPERTHREADING)



BLOCKING

eseg. istruzioni di Th_i quando trova un buco di disp. logica per eseguire le istruzioni del Th_{i+1}

0	1	2	3	4	5	6	7	8	9	10	11	12	13
LD	INC	ST			INC	IF _Z			LD				
		LD	INC	ST		ST	INC	IF _Z	IF _Z		LD		
			LD				ST						
				LD	INC			INC					

ST

esecuzione "monale" di 1 unica thread

INTERLEAVING

→ esegue 1 istr del Th_1 e 1 istr del Th_2

LD	INC	ST		LD	INC	ST		INC					
		LD	INC	ST		LD	INC	ST	ST				
			LD			LD				ST			
				LD	INC			LD	INC				

0	1	2	3	4	5	6	7	8	9	10	11	12	13
LD	LD	INC	INC	ST		ST	INC	INC	IF _Z	IF _Z	LD	LD	
		LD	LD	INC	INC	ST	ST	INC	INC	IF _Z	IF _Z	LD	LD
			LD	LD			ST	ST				LD	LD
				LD	LD	INC	INC		INC	INC			LD

MT 2 iterazioni

SIMMETRICO

ultimamente gli slot di una istruzione VLIV + istruzioni di
 pentrambi: i thread

LD	LD
INC	INC
ST	ST
INC	INC
IF ₂	IF ₂

