



DATA FLOW


$$\begin{array}{c}
 x[i] \quad y[i] \\
 (a+b) * (c-d) \\
 \hline
 t_1 \quad * \quad t_2 \\
 \hline
 \hline
 \hline
 \end{array}$$

- ② | LOAD x[i] ↗
- LOAD y[i] ↘
- ADD R1
- ① | SUB c-d R2
- ③ | MUL





GRAFO DATA FLOW

Istruzioni DF





"Calcolo" di un grafo DF



PROCESSORE D-RISC "PIPELINE" (HARVARD)

mercoledì 29 novembre 2017 09:35



SAZI: IM -> IU

load	store
------	-------

IU
 $R_B \rightarrow IC$
 made ad IM il nuovo valore di IC



ADD



IU decodifica
 -> EU
 <+, a, b, c>

EU
 $R_a + R_b \rightarrow R_c$



LOAD STORE





IU decodifica
 R_a, R_b
 <"LD", ind, R_c > -> DM
 <"ST", ind, val>
 -> EU <"ld", R_c >

DM esegue op richieste
 per LD univ = EU
 <val>

EU
 IU -> <"ld", c>
 EU -> <val> } val -> R_c




← tempo di servizio (o latenza, tanto IM ed IU sono sequenziali) di IM ed IU




while true {
 se IU mi manda IC
 then manda alla IU M[new IC]
 new IC → ic'
 else manda alla IU M[ic']
 } ic'++


while (true) {
 ...
 if (<istruzione, ic'>. ic' == ic)
 then decalifica <istruzione, ic'>. istruzione
 else nop

delayed branch



esse "Bernstein"
 xxx non altera registro R2 di istruzione di salto





ADD R_a, R_b, R_c
 GOTO R_c
 XXX
 → YYY

$\langle op, a, b, c \rangle \Rightarrow EU: fcn(R_a) op(R_b) \rightarrow (R_c)$


il valore di $R_c' \neq R_c$ dello EU

t	0	1	2	3	4	5	6	7	8	9
IM	A	G								
IU		A	G							
DM										
EU			A							

scelta R_c

$\langle +, d, b, c \rangle$

evadere il problema




reazione EU-IU

nuovi valori di reg

$\langle c, val \rangle$

	0	1	2	3	4	5
IM	X	G	xxx	xxx	yyy	
IU		A	G	G	xxx	yyy
DM						
EU			A			

$\langle c, val \rangle$



esse IU manda $\langle op, - - c \rangle$ ad EU
 $cont(c)++$

quando IU legge R_c
 se $cont(R_c) \neq 0 \Rightarrow$ ^{si} blocca

ADD R_a, R_b, R_c
 GOTO R_c
 XXX
 → YYY

bello dovuto a "dipendenza logica"
 valore di leggere su Unità X
 quando scritto da Unità Y

ogni volta che arriva $\langle val, x \rangle$ dal canale retrocede EU \rightarrow IU

$val \rightarrow Reg'[x].valore$
 $Reg'[x].cont --$

	0	1	2	3	4	5	6	7	8	9
IM	A	G	xxx	yyy						
IU		A	G	C	xxx	yyy				
DM										
EU			A							

IU 1) Manda a EU $\langle +, a, b, c \rangle$
 2) $cont(R_c)++$

EU \rightarrow IU $\langle val, c \rangle$

IU $val \rightarrow Reg'[c].valore$
 $Reg'[c].cont --$



bello "do salto"

for(i=0; i<N; i++) a[i] = b[i] * 2;

$T_{id} = 6t$

† CLEAR R_i
 Loop : † LOAD R_{baseB}, R_i, R₁
 † SHL R₁, #1, R₂
 † STORE R_{baseA}, R_i, R₁
 † INC R_i
 † IFZ R_i, R_N, Loop
 END

	0	1	2	3	4	5	6	7	8	9	10	11	12
IM	CL	LD	SHL	STORE	INC	IFZ	END				LOAD		
IU		CL	LD	LD	SHL	STORE	STORE	INC	IFZ	IFZ	END	LOAD	
DM				LD	LD		STORE						LOAD
EU		CL			LD	SHL		INC					LOAD




$$e = \frac{T_{id}}{T(n)} = \frac{6t}{10t} = 0.6$$

tempo di completamento del codice : init + 1^a iterazione } 10t in questo caso

2 problemi
 ↓
 "balle da salto"

↓
 "balle da dipendere logico"

SOLUZIONI



usare delayed branch



Strutturare
 codice assembler
 D-RISC

A	IF _C		
A	IF _C	IF _C	
	A		

3t x 2 ist
 ε = 2/3

A	S	IF _C	
A	S	IF _C	
	A	S	

3t x 3 ist
 ε = 1